

1
2 ABSTRACT; For the abstract on page 14 of the specification, please make the following changes:
3 Delete page 14 as follows [An apparatus, system, and method to efficiently test a device
4 under test by compression and decompression of test vectors and outputs.]

5 Replace with:

6 Logic to forward compressed test vectors to an IC, chipset, or SoC.
7 Subsequently, the hardware decompresses the compressed test vectors and tests the
8 IC, chipset, or SoC with the decompressed test vectors. The hardware has an option to
9 bypass the compression of test vectors that are not efficiently compressed, such as, a
10 data vector that actually increases in size after compression. As a result of the testing
11 of the IC or SoC with test vectors, a plurality of outputs are generated by the IC, chipset,
12 or SoC. The hardware also compresses the plurality of outputs generated by the IC or
13 SoC, with an option to bypass the compression of outputs that are not efficiently
14 compressed.

15

16

17

18

19

20

21

22

23

24